Spent most of the day working on the VLSI final project. I finished up the 4-to-1 multiplexer using a clocked CMOS implementation, as well as a bit-slice of the shift register. Tomorrow it’s time to re-implement the full adder.